This paper presents an analysis of the effect of parasitic resistances on the performance of DC-DC Single Ended Primary Inductor Converter (SEPIC) in photovoltaic maximum power point tracking (MPPT) applications. The energy storage elements incorporated in the SEPIC converter possess parasitic resistances. Although ideal components significantly simplifies model development, but neglecting the parasitic effects in models may sometimes lead to failure in predicting first scale stability and actual performance. Therefore, the effects of parasitics have been taken into consideration for improving the model accuracy, stability, robustness and dynamic performance analysis of the converter. Detail mathematical model of SEPIC converter including inductive parasitic has been developed. The performance of the converter in tracking MPP at different irradiance levels has been analyzed for variation in parasitic resistance. The converter efficiency has been found above 83% for insolation level of 600 W/m 2 when the parasitic resistance in the energy storage element has been ignored. However, as the parasitic resistance of both of the inductor has increased to 1 ohm, a fraction of the power managed by the converter has dissipated; as a result the efficiency of the converter has reduced to 78% for the same insolation profile. Although the increasing value of the parasitic has assisted the converter to converge quickly to reach the maximum power point. Furthermore it has also been observed that the peak to peak load current ripple is reduced. The obtained simulation results have validated the competent of the MPPT converter model.
Introduction
The Photovoltaic (PV) energy is one of the promising alternative renewable energy resources that can be used to minimize the existing electricity crisis in the world considerably. PV energy is getting increasing importance as a renewable source due to the advantages such as the absence of fuel cost, little maintenance, no carbon emission at all and no noise due to absence of moving parts. The output current vs. voltage curve of PV array shows a non-linear I-V characteristic that depends on environmental conditions such as solar irradiance and temperature. In this curve, there is a certain operating point at which the PV array produces maximum power which is known as maximum power point (MPP). Therefore, to maximize the PV array output power at any irradiance and temperature, maximum power point tracking (MPPT) is used in the PV system. The maximum power theory is based on impedance matching. By adjusting the duty cycle of the converter, the equivalent load impedance as seen by the PV source is matched with its own impedance. Using an appropriate MPPT algorithm, the duty cycle of the converter is adjusted continuously to track the MPP. The MPPT scheme using the basic switch mode converter topologies have their own advantages and disadvantages. The main requirement of any converter used in the MPPT system is that it should have a low input current ripple. Buck or its derived topologies give pulsating currents on the PV array side. On the other hand, as compared with buck topologies, the boost or its derived topologies present low current ripple on the PV side, but high ripple in the load current. The requirement of load voltage, either lower or higher than the array voltage, can be realized by means of buck-boost converters. But, still the PV array current and load current are pulsating in nature. Furthermore, load voltage is inverted with buck-boost converter. These aforementioned restrictions of the conventional converters have motivated researchers and system designers to investigate the feasibility of employing single switch fourth order convert-ers, namely single-ended primary inductance converter (SEPIC) [1] [2] [3] , Cuk converter [4] [5] [6] [7] [8] [9] and Zeta converter [10, 11] to provide alternative solution. The term fourth order means these converters have four energy storage elements-two inductors and two capacitors to transfer energy from input side to output side. In general, these fourth order converters have wide range of input-tooutput conversion ratio, better adaptability of integrating transformers for galvanic isolation, and non-pulsating input and output current. For example SEPIC converter provides the buck-boost conversion function without polarity reversal unlike buck-boost, in addition to the low ripple input current. The authors in [12, 13] have suggested that SEPIC topology is highly suitable for multiple-input DC-DC converter because of its non-pulsating input current, grounded switch and non-inverting output voltages. SEPIC may also be preferred for battery charging systems because the diode placed on the output stage works as a blocking diode preventing a reverse current going to PV source from the battery [14] . Additionally, the Electromagnetic Interference (EMI) behavior of a SEPIC topology is much better than a step-down or flyback topology and avoids the problems with leakage inductance and snubbers [15] . The inductor used in the SEPIC has a certain amount of non-zero dc parasitic resistance, as it is usually a winding of several turns of long metallic wire. Similarly, the capacitor has also a small equivalent series parasitic resistance. But the parasitic resistance of capacitor may be neglected comparing to that of inductor may be neglected without loss of generality [16] . Apart from adding ohmic losses, these parasitic resistances add current damping and affect the ripple attenuation [17] . Although considering ideal components significantly simplifies model development, but neglecting the parasitic effects in models may sometimes lead to failure in predicting the fast-scale instabilities [18] . Therefore, it is important to take the effects of parasitics into consideration for improving the efficiency, dynamic performance, stability and robustness of the converter. In case of SEPIC converter used for MPPT applications, a detail investigation is necessary to observe and analyze the effects of parasitics on the overall performance of the converter which is still not reported in the literature. In this paper, the effects of these parasitic resistances on the overall performance of these converters especially in MPPT applications are analyzed.
PV Array Characteristics
An ideal solar cell may be modeled by a current source connected in parallel with a diode; the current source represents the generated photocurrent when the sunlight hits the solar panel, and the diode represents the p-n transition area of the solar cell. In practice no solar cell is ideal and a shunt resistance sh and a series resistance R s R component are incorporated in the model according to its behavior. The equivalent circuit of solar cell comprising desecrates components is shown in Figure 1 . From the above electrical equivalent circuit of solar cell, it is evident that the V is the voltage across the load resistance and the current R I which is flowing through this load can be written as Equation (1).
where I L light generated current, I D is the diode current I sh is the current which is shunted through R sh . By the Shockley diode Equation [19] , the current diverted through the diode is given by Equation (2) .
Here is the absolute temperature in Kelvin. is the charge of a electron, is the Boltzmann's constant, is the diode ideality factor which depends on the certain PV technology and T q k n I is the reverse saturation current in amperes. Substituting these into the Equation (1), produces the characteristic Equation (3), of a typical solar cell, this relates solar cell parameters to the output current and voltage.
Sometimes, to simplify the model, the effect of the shunt resistance is not considered, that is sh is infinite, so the expression of (3), simplify to as Equation (4).
A PV panel is composed of many solar cells, which are connected in series and/or parallel so the output current and voltage of the PV panel are high enough for a certain application. Taking into account the simplification of Equation (4) 
The intensity of solar irradiance (insolation) is the most dominant environmental factor which is strongly affecting the electrical characteristics of solar panel according to the Equation (5). The effect of the irradiance on the voltage-current (V-I) and voltage-power (V-P) characteristics of STF100P6 solar panel under various irradiances level is best depicted in Figure 2 . From this Figure it is clear that under higher irradiance, the PV cell produces higher output currents because the light generated current is proportionally generated by the flux of photons.
The maximum power point (MPP) decreases with decreasing irradiance and this is indicated on each (V-P) curve in Figure 3 .
Maximum Power Point Tracking (MPPT)
Usually there are two major approaches adopted for maximizing power extraction from PV sources. First one is the mechanical tracking of the solar panel. In this case the panel is attempted to position in any terrain at an an- gle of ninety degree with the direction incoming ray of sun. This issue is beyond our topic of discussion. The second one is the electrical MPPT where electrical operating point is forced at the peak power point continuously by adjusting the duty cycle of the DC-DC converter inserted between PV array and load. However several MPPT methods have been summarized in the literatures [20, 21] . The methods vary in complexity, sensors required, tracking efficiency, convergence speed, cost, and in other respects. Some of the well-known techniques are Perturb & Observe (P & O), Incremental Conductance, Fractional Open-Circuit, Fractional Short-Circuit, Fuzzy Logic and Neural Network based algorithms. Among them the Perturb and Observe (P & O) algorithm is most commonly used in practice due to its fast tracking speed, low cost and eases of implementation by the majority of authors [22] [23] [24] [25] [26] [27] . It is an iterative method of obtaining MPP. It measures the PV array voltage and current, and then perturbs the operating point of PV generator to encounter the change direction. The maximum point is reached when d d 0 P V  . There are many varieties, from simple to complex. But the most basic form explained in Figure 4 ; that has been adopted in this paper. To seek MPP, the operating voltage of the PV array perturbed, by a small amount, and the resulting change in power, is measured. If the power increases due to the perturbation then the next perturbation of the operating voltage is continued in the same direction. However, if the power decreases, the subsequent perturbation should be reversed.
dV dP
The process is repeated until the MPP is reached. The system may oscillates about the MPP if the meteorological conditions change abruptly. But in reality insolation and temperature has slower dynamics and never gives a big jump in a very short time. A summary of the algorithm is presented in Table 1 .
Operation and Modeling of SEPIC
The single-ended primary-inductor converter (SEPIC) as indicated in the MPPT implementation circuit of Figure  5 has the ability to operate from an input voltage that is greater or less than the regulated output voltage without polarity reversal. Aside from being able to function as both a buck and boost, its minimal current ripple improves average value of current and voltage as well. The converter exchanges energy between the capacitors and inductors in order to convert from one level of voltage to another. The primary means of transfer energy from the input to the output of the converter is through a series capacitor which is known as SEPIC capacitor or coupling capacitor, s C . The voltage rating of this capacitor must be greater than the maximum input voltage. The output voltage is controlled by adjusting duty cycle of control switch, . The control switch is typically a MOSFET, which offer much higher input impedance and lower voltage drop and do not require biasing resistors. The first input inductor 1 together with the MOSFET control switch resembles a simple boost topology, whereas the shunt inductor 2 , location is similar to a buck-boost topology. The Diode, should have fast recovery time and low forward-voltage drop. Its peak current rating is greater than or equal to the peak inductor current and reverse breakdown voltage must be greater than the output voltage. When the control switch is turned on, diode is turn off and the output current is solely supplied by the output capacitor, o . Thus the selected output capacitor must be capable of handling the maximum rms current. To understand the voltages at the various nodes and current through different branches, the circuit is assumed in an average state with continuous conduction mode. The initial state of a SEPIC before the switch closes is shown in Figure 6(a) . The coupling capacitor has charged to in . The output voltage is zero, and no current is flowing in any of the components. When the switch closes as shown in Figure 6(b) , in is applied across the first inductor and current, i L1 ramps up through it.
The voltage, in across the coupling capacitor is also applied across the second inductor 2 and current 2 V L L i ramps up through it in similar way that of 1 . The diode is reverse biased and the output capacitor is left to provide the load current in this time. The fact that when the switch is on, both 1 and 2 are charged up and disconnected from the load and both the capacitors discharge.
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The associated voltage across the inductor 1 and the diode as well as the instantaneous current through each components of the converter are best sketched in Figure 7 . When the switch is off, the current through 1 has no place to go but through the load current and hence independent of the input voltage. Looking at average voltages across 1 which is actually zero for a full cycle, the energy balance volts-hertz [28] equation can be written as:
For ideal converter
The above voltage and current relation prove that the SEPIC has the ability to operate from an input voltage that is greater or less than the regulated output voltage without polarity reversal unlike the conventional buck bust converter.
Determining Peak Inductor Current
The graph of 1 L i is shown in Figure 8 . For PV applications, it is desired to have low ripple in 1 L i to keep the solar panel operating at its MPP. At discharging phase of inductor, can be written as:
One of the first steps in designing any PWM switching regulator is to decide how much inductor ripple current, L I  , to allow. Too much increases EMI, while too little may result in unstable PWM operation. A good rule for determining the inductance is to allow the peak-to-peak ripple current to be approximately 40% of the maximum input current at the minimum input voltage [29] . The ripple current flowing in equal value inductors and is given by:
The value of the first inductor is derived from the following fundamental relation of
Similarly the value of the inductor is derived from the following fundamental relation of
Ignoring the sign from Equation (12) and Equation (14) and considering the magnitude of current ripple 1 1 L L I I    , it can be said that, 1 2 . That is, both the inductors have to have same level of inductance. It proves that they have induced same level of voltage with opposite polarity. Physically the windings are constructed with the same number of turns on the similar ferrite iron core. To ensure the inductor does not saturate, the peak current in the inductor is given [30] by:
Dynamic Performance Analysis
For the sake of simplicity, we consider here that the inductor is the only non-ideal component, and that it is equivalent to an inductor and a resistor in series. This assumption is acceptable because an inductor is made of one long wound piece of wire, so it is likely to exhibit a non-negligible parasitic resistance ( L r ). Furthermore, current flows through the inductor both in the on and the off states in continuous conduction mode of operation. Using the state-space averaging method, we can write:
where L V and Q V are respectively the average voltage across both of the inductor. If we consider that the converter operates in steady-state, the average current through the inductor is constant [31] . The average voltage across
When the switch is in the on-state, Q and when 0 V  it is off, the diode is forward biased. Therefore, .
So, the average voltage across the switch is:
The average inductor current in terms of average output current is:
Assuming the output current and voltage have negligible ripple. For the purely resistive load of Equation
Using the previous equations, the input voltage becomes:
If the L r is zero, Equation (23) represents the ideal case. However, as L r increases, the voltage gain of the converter decreases. The effect of L r increases with the increase of duty cycle which is displayed graphically in Figure 9 . As the inductor becomes less ideal, the possible gain drops off sharply from the theoretical value, especially as the duty cycle increases above 90%. The normal operating cell temperature (NOCT) rating of 48˚C was assumed throughout the simulation. Only the change of intensity of solar irradiation is taken into consideration. The complete model of the proposed system in MATLAB/SIMULINK [32] environment is given in Figure 10 . Specification of PV module [33] and converter parameters are optimized and calculated values are summarized in Table 2 .
The voltage and power in the output of the converter for the case of ideal inductor SEPIC and when the inductor parasitic resistance is not taken into consideration is shown in Figures 11-14 , respectively. In Figure 11 , it has been The effect of parasitic in current ripple is presented in Figures 17 and 18 . The calculated value of the peak to peak output current ripple is 5 mA when the parasitic resistance has been ignored. The average value of output current is 1.24 A. On the other hand, the peak to peak output current ripple is 4 mA when the parasitic resistance of 1 ohm has been considered and the average value of output current is reduced to 1.0225 A. This is due to account for adding ohmic losses of parasitic elements. Apart from adding ohmic losses these resistances add current damping and affect the ripple attenuation as well.
Conclusion
The effects of parasitics on the overall performance of the converter have been analyzed in this paper and have been found that the inductor parasitic resistances have large effects on the converter efficiency and ripple. Firstly both of the two inductors are assumed ideal and hence power is transmitted with fewer losses from the input side to the load. The loss which has been encounter was due to the switching loss of the converter. The converter efficiency has been found above 83% for insoletion level of 600 W/m 2 in this case. However, as L r increases, the pos- sible gain drops off sharply from the theoretical value, especially as the optimum duty cycle of around 90%. A fraction of the power managed by the converter is dissipated by these parasitic resistances. The voltage as well as current gain of the converter decreases compared to the ideal case. The converter efficiency has been found less than 78% for the insolation level of 600 W/m 2 . So Inductors with lower series resistance allow less energy to be dissipated as heat, resulting in greater efficiency and a larger portion of the input power being transferred to the load.
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